- multi-address instruction
- көпадресті бұйрық
Ақпараттану мен есептеу техникасы терминдерінің қытайша-қазақша-ағылшынша-орысша сөздігі. - Үрімжі: Шынжаң ғылым-техника баспасы. Ережепұлы Қ.. 2010.
Ақпараттану мен есептеу техникасы терминдерінің қытайша-қазақша-ағылшынша-орысша сөздігі. - Үрімжі: Шынжаң ғылым-техника баспасы. Ережепұлы Қ.. 2010.
multiple-address instruction — daugiaadresė komanda statusas T sritis automatika atitikmenys: angl. multiaddress instruction; multiple address instruction vok. Mehradreßbefehl, m rus. многоадресная команда, f pranc. instruction à plusieurs adresses, f; instruction multi… … Automatikos terminų žodynas
instruction multi-adresse — daugiaadresė komanda statusas T sritis automatika atitikmenys: angl. multiaddress instruction; multiple address instruction vok. Mehradreßbefehl, m rus. многоадресная команда, f pranc. instruction à plusieurs adresses, f; instruction multi… … Automatikos terminų žodynas
instruction à plusieurs adresses — daugiaadresė komanda statusas T sritis automatika atitikmenys: angl. multiaddress instruction; multiple address instruction vok. Mehradreßbefehl, m rus. многоадресная команда, f pranc. instruction à plusieurs adresses, f; instruction multi… … Automatikos terminų žodynas
Multi-core processor — Diagram of a generic dual core processor, with CPU local level 1 caches, and a shared, on die level 2 cache … Wikipedia
Instruction set — An instruction set, or instruction set architecture (ISA), is the part of the computer architecture related to programming, including the native data types, instructions, registers, addressing modes, memory architecture, interrupt and exception… … Wikipedia
Address Generation Unit — DSP Grafikchip Ein Digitaler Signalprozessor (engl. digital signal processor, DSP) dient der kontinuierlichen Bearbeitung von digitalen Signalen (z. B. Audio oder Videosignale) durch die Digitale Signalverarbeitung. Zur Verarbeitung von analogen… … Deutsch Wikipedia
One instruction set computer — Computer science portal A one instruction set computer (OISC), sometimes called an ultimate reduced instruction set computer (URISC), is an abstract machine that uses only one instruction – obviating the need for a machine language opcode … Wikipedia
multiaddress instruction — daugiaadresė komanda statusas T sritis automatika atitikmenys: angl. multiaddress instruction; multiple address instruction vok. Mehradreßbefehl, m rus. многоадресная команда, f pranc. instruction à plusieurs adresses, f; instruction multi… … Automatikos terminų žodynas
Cycles per instruction — In computer architecture, cycles per instruction (aka clock cycles per instruction, clocks per instruction, or CPI) is a term used to describe one aspect of a processor s performance: the number of clock cycles that happen when an instruction is… … Wikipedia
Addressing mode — Addressing modes are an aspect of the instruction set architecture in most central processing unit (CPU) designs. The various addressing modes that are defined in a given instruction set architecture define how machine language instructions in… … Wikipedia
Parallel computing — Programming paradigms Agent oriented Automata based Component based Flow based Pipelined Concatenative Concurrent computing … Wikipedia